PyPI page
Author:
Alex Mykyta
License:
LGPLv3
Summary:
Compile SystemRDL into a SystemVerilog control/status register (CSR) block
Latest version:
1.3.1
Required dependencies:
jinja2
|
systemrdl-compiler
Optional dependencies:
peakrdl-cli
Downloads last day:
20,522
Downloads last week:
88,726
Downloads last month:
252,501
7-day smoothing