PyPI page
Author:
Dave Keeshan
License:
LGPLv3
Summary:
Compile SystemRDL into a Verilog control/status register (CSR) block
Latest version:
0.8.0
Required dependencies:
jinja2
|
peakrdl
|
systemrdl-compiler
Optional dependencies:
peakrdl-cli
Downloads last day:
0
Downloads last week:
17
Downloads last month:
66
7-day smoothing