PyPI page
Home page
Author:
Arnav Sacheti
License:
LGPLv3
Summary:
Generate a SystemVerilog bus decoder from SystemRDL for splitting CPU interfaces to multiple sub-address spaces
Latest version:
0.6.14
Required dependencies:
jinja2
|
systemrdl-compiler
Optional dependencies:
peakrdl-cli
Downloads last day:
6
Downloads last week:
82
Downloads last month:
230